This handbook provides comprehensive information about the Altera® Stratix family of devices.
How to Find Information
You can find more information in the following ways:
■
The Adobe Acrobat Find feature, which searches the text of a PDFdocument. Click the binoculars toolbar icon to open the Find dialogbox.
Acrobat bookmarks, which serve as an additional table of contents in PDF documents.
Thumbnail icons, which provide miniature previews of each page,provide a link to the pages.
Numerous links, shown in green text, which allow you to jump torelated information.
■
■
■
How to Contact Altera
Information Type
Technical support
For the most up-to-date information about Altera products, go to the Altera world-wide web . For technical support on this product, go to For additional information about Altera products, consult the sources shown below.
USA & Canada
(800)800-EPLD (3753)
(7:00 a.m. to 5:00 p.m. Pacific Time)
All Other Locations
+1 408-544-8767
7:00 a.m. to 5:00 p.m. (GMT -8:00)Pacific Time
Product literatureAltera literature servicesNon-technical customer serviceFTP site
(800)767-3753
+1 408-544-7000
7:00 a.m. to 5:00 p.m. (GMT -8:00)Pacific Time
Logic Elements
DedicatedRow LABClocksLocalInterconnectLocalInterconnect8LocalInterconnectLocalInterconnectLocalInterconnectLocalInterconnectlabclk1labclkena1labclk2labclkena2asyncloador labpresyncloadlabclr1labclr2synclraddnsubStratix Device Handbook, Volume 1
Stratix Architecture
Table2–6.M4K RAM Block Configurations (True Dual-Port)
Port A
4K × 12K × 21K × 4512 × 8256 × 16512 × 9256 × 18
Port B
4K ×1vvvvv
2K ×2
vvvvv
1K× 4
vvvvv
512 × 8vvvvv
256 × 16vvvvv
vv
vv
512 × 9
256 × 18
Stratix Device Handbook, Volume 1
Stratix Architecture
Figure2–17.M4K RAM Block Control Signals
DedicatedRow LABClocksLocalInterconnect8LocalInterconnectLocalInterconnectLocalInterconnectLocalInterconnectclocken_aLocalInterconnectclock_arenwe_aalcr_aalcr_brenwe_bclocken_bclock_bLocalInterconnectLocalInterconnectLocalInterconnectLocalInterconnectFigure2–18.M4K RAM Block LAB Row Interface
C4 and C8InterconnectsR4 and R8InterconnectsDirect link interconnectto adjacent LAB10Direct link interconnectto adjacent LABdataoutDirect link interconnectfrom adjacent LABM4K RAMBlockByte enableControlSignalsClocksDirect link interconnectfrom adjacent LABaddressdatain8M4K RAM Block LocalInterconnect RegionLAB Row ClocksStratix Device Handbook, Volume 1
Digital Signal Processing Block
Table2–16.Multiplier Size & Configurations per DSP block
DSP Block Mode
Multiplier
Multiply-accumulatorTwo-multipliers adderFour-multipliers adder
9 × 9
Eight multipliers with eight product outputsTwo multiply and accumulate (52 bits)Four sums of two
multiplier products eachTwo sums of four
multiplier products each
18 × 1836 × 36 (1)
Four multipliers with four One multiplier with one product outputsproduct outputTwo multiply and accumulate (52 bits)Two sums of two
multiplier products each
– –
One sum of four multiplier –products each
Stratix Device Handbook, Volume 1
因篇幅问题不能全部显示，请点此查看更多更全内容