4053集成电路IC

TRIPLE2-CHANNEL

ANALOGMULTIPLEXER/DEMULTIPLEXER

s

s

ss

s

s

s

sss

ss

LOW\"ON\"RESISTANCE:125Ω(Typ.)

OVER15Vp.pSIGNAL-INPUTRANGEFORVDD-VEE=15V

HIGH\"OFF\"RESISTANCE:CHANNEL

LEAKAGE±100pA(Typ.)atVDD-VEE=18VBINARYADDRESSDECODINGONCHIPHIGHDEGREEOFLINEARITY:<0.5%

DISTORTIONTYP.atfIS=1KHz,VIS=5Vpp,VDD-VSS>10V,RL=10KΩ

VERYLOWQUIESCENTPOWERDISSIPATIONUNDERALLDIGITALCONTROLINPUTANDSUPPLYCONDITIONS:0.2µW(Typ.)atVDD-VSS=VDD-VEE=10V

MATCHEDSWITCHCHARACTERISTICS:RON=5Ω (Typ.)FORVDD-VEE=15VWIDERANGEOFDIGITALANDANALOGSIGNALLEVELS:DIGITAL3to20,ANALOGTO20Vp.p.

QUIESCENTCURRENTSPECIF.UPTO20V5V,10VAND15VPARAMETRICRATINGSINPUTLEAKAGECURRENT

II=100nA(MAX)ATVDD=18VTA=25°C100%TESTEDFORQUIESCENTCURRENTMEETSALLREQUIREMENTSOFJEDECJESD13B\"STANDARDSPECIFICATIONSFORDESCRIPTIONOFBSERIESCMOSDEVICES\"

DIPSOPORDERCODES

PACKAGEDIPSOP

TUBEHCF4053BEYHCF4053BM1

T&RHCF4053M013TR

DESCRIPTION

TheHCF4053BisamonolithicintegratedcircuitfabricatedinMetalOxideSemiconductorPINCONNECTIONtechnologyavailableinDIPandSOPpackages.TheHCF4053Banalogmultiplexer/demultiplexerisadigitallycontrolledanalogswitchhavinglowONimpedanceandverylowOFFleakagecurrent.ThismultiplexercircuitdissipateextremelylowquiescentpoweroverthefullVDD-VSSandVDD-VEEsupplyvoltagerange,independentofthelogicstateofthecontrolsignals.

Whenalogic\"1\"ispresentattheinhibitinputterminalallchannelareoff.Thisdeviceisatriple2-channelmultiplexerhavingthreeseparatedigitalcontrolinputs,A,B,andC,andaninhibitinput.Eachcontrolinputselectsoneofapairofchannelswhichareconnectedinasinglepoledouble-throwconfiguration.

October20021/10

HCF4053B

INPUTEQUIVALENTCIRCUIT

PINDESCRIPTION

PINNo11,10,9

6

12,13,2,1,

5,314154

7816

SYMBOLA,B,CINHIN/OUTOUT/INOUT/INOUT/INVEEVSSVDD

NAMEANDFUNCTIONBinaryControlInputsInhibitInputs

ax,ay,bx,by,cx,cyInput/OutputaxoraybxorbycxorcySupplyVoltage

NegativeSupplyVoltagePositiveSupplyVoltage

TRUTHTABLE

INHIBIT

001

X:Don’tCare

CorBorA

01X

axorbxorcxayorbyorcy

NONE

FUNCTIONALDIAGRAM

2/10

HCF4053B

ABSOLUTEMAXIMUMRATINGS

SymbolVDDVIIIPDTopTstg

SupplyVoltageDCInputVoltageDCInputCurrent

PowerDissipationperPackage

PowerDissipationperOutputTransistorOperatingTemperatureStorageTemperature

Parameter

Value-0.5to+22-0.5toVDD+0.5

±10

500(*)100-55to+125-65to+150

UnitVVmAmWmW°C°C

AbsoluteMaximumRatingsarethosevaluesbeyondwhichdamagetothedevicemayoccur.Functionaloperationundertheseconditionsisnotimplied.

AllvoltagevaluesarereferredtoVSSpinvoltage.

(*)500mWat65°C;derateto300mWby10mW/°Cfrom65°Cto85°C

RECOMMENDEDOPERATINGCONDITIONS

SymbolVDDVITop

SupplyVoltageInputVoltage

OperatingTemperature

Parameter

Value3to200toVDD-55to125

UnitVV°C

3/10

HCF4053B

DCSPECIFICATIONS

TestCondition

Symbol

Parameter

VIS(V)

VEE(V)

VSS(V)

VDD(V)5101520510155101518

TA=25°CMin.

Typ.0.040.040.040.0847018012510105±0.1

Max.510201001050400280

Value

-40to85°C-55to125°CUnitMin.

Max.15030060030001200520360

Min.

Max.15030060030001200520360

IL

QuiescentDeviceCurrent(all

switchesONorallswitchesOFF)

µA

SWITCH

RONResistance

000Ω

∆ON

Resistance∆RON(betweenany2of4switches)ChannelLeakageCurrent(AllChannelOFF)(COMMONO/I)ChannelLeakageCurrent(AnyChannelOFF)InputCapacitanceOutput

CapacitanceFeedthrough

00

00

Ω

100

1000

1000

nA

OFF*

OFF*0018±0.110010001000nA

CICOCIO

5

-5

-5

5

90.2

VEE=VSSRL=1KΩ toVSSIIS<2µA(onallOFFchannels)

510155101518

1.534

3.5711

±10-35

±0.17.5

3.5711

±11.534

3.5711

±11.534

pF

CONTROL(AddressorInhibit)

InputLowVoltageVIL

=VDD

thru1KΩ

V

VIH

InputHighVoltage

VµApF

IIH,IILCI

InputLeakageCurrent

InputCapacitance

VI=0/18V

*Determinedbyminimumfeasibleleakagemeasurementforautomatingtesting.

4/10

HCF4053B

DYNAMICELECTRICALCHARACTERISTICS(Tamb=25°C,CL=50pF,allinputsquarewaveriseandfalltime=20ns)

TestConditionParameterPropagationDelayTime(signalinputtooutput)FrequencyResponseChannel\"ON\"(sinewaveinput)at20logVO/VI=-3dBFeedthrough(allchannelsOFF)at20logVO/VI=-40dBVEE(V)RL(KΩ)200fI(KHz)VI(V)VDDVSS(V)VDD(V)5101510VOatCommonOUT/INVOatanychannelVOatCommonOUT/INVOatanychannelBetweenany2Sections(INpin2,OUTpin14)Betweenany2Sections(lNpin15,OUTpin14)ValueMin.Typ.Max.30151125MHz6010MHz82.5MHz60.30.20.123601601202253601601202002009070130VC=VDD-VSS(squarewave)65720320240450720320240400450210160300603020Unitns=VSS15(*)=VSS15(*)10FrequencySignalCrosstalkat20logVO/VI=-40dB=VSS15(*)10SineWaveDistortion=VSSfIS=1KHzSineWave1012(*)3(*)5(*)000000005101551015551015551015510%CONTROL(AddressorInhibit)PropagationDelay:0AddresstoSignal0OUT(ChannelsON0orOFF)-5PropagationDelay:0InhibittoSignalOUT01(ChannelturningON)0-10PropagationDelay:0InhibittoSignalOUT010(Channelturning0OFF)-10AddressorInhibittoSignalCrosstalk010(1)nsnsns0mVpeak(1)Bothendsofchannel.*PeaktoPeakvoltagesymmetricalabout(VDD-VEE)/2

5/10

HCF4053B

TYPICALBIASVOLTAGES

TheADDRESS(digital-controlinputs)andINHIBITlogiclevelsare:\"0\"=VSSand\"1\"=VDD.Theanalogsignal(throughtheTG)mayswingfromVEEtoVDD

SPECIALCONSIDERATIONS

Controlofanalogsignalsupto20Vpeaktopeakcanbeachievedbydigitalsignalamplitudesof4.5to20V(ifVDD-VSS=3V,aVDD-VEEofupto13Vcanbecontrolled;forVDD-VEEleveldifferencesabove13V,aVDD-VSSofatleast4.5Visrequired.Forexample,ifVDD=+5,VSS=0,andVEE=-13.5,analogsignalsfrom-13.5Vto4.5Vcanbecontrolledbydigitalinputsof0to4.5V.InTESTCIRCUIT

certainapplications,theexternalloadresistorcurrentmayincludebothVDDandsignal-linecomponents.ToavoiddrawingVDDcurrentwhenswitchcurrentflowsintothetransmissiongateinputs,thevoltagedropacrossthebidirectionalswitchmustnotexceed0,8V(calculatedfromRONvaluesshowninDCSPECIFICATIONS).NoVDDcurrentwillflowthroughRLiftheswitchcurrentflowsintoleads4,14and15.

CL=50pForequivalent(includesjigandprobecapacitance)RL=200KΩ

RT=ZOUTofpulsegenerator(typically50Ω)

6/10

HCF4053B

WAVEFORM1:CHANNELBEINGTURNEDON(RL=1KΩ,f=1MHz;50%dutycycle)

WAVEFORM2:CHANNELBEINGTURNEDOFF(RL=1KΩ,f=1MHz;50%dutycycle)

7/10

HCF4053BPlastic DIP-16 (0.25) MECHANICAL DATAmm.DIM.MIN.a1Bbb1DEee3FILZ3.31.278.52.5417.787.15.10.1300.0500.510.770.50.25200.3350.1000.7000.2800.2011.65TYPMAX.MIN.0.0200.0300.0200.0100.7870.065TYP.MAX.inchP001C8/10HCF4053BSO-16 MECHANICAL DATADIM.Aa1a2bb1Cc1DEee3FGLMS3.84.60.59.85.81.278.894.05.31.270.628˚ (max.)0.1490.1810.019106.20.350.190.545˚ (typ.)0.3850.2280.0500.3500.1570.2080.0500.0240.3930.2440.1mm.MIN.TYPMAX.1.750.21.650.460.250.0130.0070.0190.003MIN.inchTYP.MAX.0.0680.0070.0640.0180.010PO13H9/10HCF4053B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for theconsequences of use of such information nor for any infringement of patents or other rights of third parties which may result fromits use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specificationsmentioned in this publication are subject to change without notice. This publication supersedes and replaces all informationpreviously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices orsystems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

10/10