–Low input and output leakage ≤1µA (max.)–CMOS power levels
–True TTL input and output compatibility– VOH = 3.3V (typ.)– VOL = 0.3V (typ.)
–Meets or exceeds JEDEC standard 18 specifications–Product available in Radiation Tolerant and RadiationEnhanced versions
–Military product compliant to MIL-STD-883, Class Band DESC listed (dual marked)
–Available in DIP, SOIC, SSOP, QSOP, CERPACKand LCC packages
•Features for 29FCT52/29FCT53T:–A, B, C and D speed grades
–High drive outputs (-15mA IOH, 64mA IOL)
–Power off disable outputs permit “live insertion”•Features for 29FCT2052T:–A, B and C speed grades
–Resistor outputs(-15mA IOH, 12mA IOL Com.)
(-12mA IOH, 12mA IOL Mil.)
–Reduced system switching noise
The IDT29FCT52AT/BT/CT/DT and IDT29FCT53AT/BT/CT are 8-bit registered transceivers built using an advanceddual metal CMOS technology. Two 8-bit back-to-back regis-ters store data flowing in both directions between two bidirec-tional buses. Separate clock, clock enable and 3-state outputenable signals are provided for each register. Both A outputsand B outputs are guaranteed to sink 64mA.
The IDT29FCT52AT/BT/CT/DT and IDT29FCT2052AT/BT/CT are non-inverting options of the IDT29FCT53AT/BT/CT.The IDT29FCT2052AT/BT/CT has balanced drive outputswith current limiting resistors. This offers low ground bounce,minimal undershoot and controlled output fall times-reducingthe need for external series terminating resistors. TheIDT29FCT2052T part is a plug-in replacement forIDT29FCT52T part.
FUNCTIONAL BLOCK DIAGRAM(1)
CPACEAA0A1A2A3A4A5A6A7D0CE CPQ0D1D2Q1Q2OEBB0B1B2B3B4B5B6B7D3Q3AD4Reg.Q4D5D6D7Q5Q6Q7Q0Q1Q2D0D1D2Q3D3BQ4Reg.D4Q5Q6OEAD5D6Q7CE CPD7NOTE:
1. IDT29FCT52T/IDT29FCT2052T function is shown. IDT29FCT53T isthe inverting option.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
CPBCEB2629 drw 01MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1995 Integrated Device Technology, Inc.
JUNE 1995
DSC-4224/5
6.1
1
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
INDEXB7B6B5B4B3B2B1B0OEBCPACEAGND
123456789101112242322P24-1D24-1SO24-2SO24-7*SO24-8*&E24-1212019181716151413CPACEAGNDNCCEBCPBOEAVccA7A6A5A4A3A2A1A0OEACPBCEB2629 drw 02
B4B3B2NCB1B0OEBB5B6B7NCVccA7A645678910321282726252423L28-1222120111912131415161718A5A4A3NCA2A1A0
2629 drw 03
DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW
* For 29FCT52/29FCT2052AT/BT/CT only
LCCTOP VIEW
PIN DESCRIPTIONNameA0-7B0-7CPACEAOEBCPBCEBOEAI/OI/OI/OIIIIIIDescriptionEight bidirectional lines carrying the A Register inputs or B Register outputs.Eight bidirectional lines carrying the B Register inputs or A Register outputs.Clock for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition ofthe CPA signal.Clock Enable for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transitionof the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions.Output Enable for the A Register. When OEB is LOW, the A Register outputs are enabled onto the B0-7 lines. WhenOEB is HIGH, the B0-7 outputs are in the high-impedance state.Clock for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition ofthe CPB signal.Clock Enable for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transitionof the CPB signal. When CEB is HIGH, the B Register holds its contents, regardless of CPB signal transitions.Output Enable for the B Register. When OEA is LOW, the B Register outputs are enabled onto the A0-7 lines. WhenOEA is HIGH, the A0-7 outputs are in the high-impedance state.2629 tbl 016.12
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
REGISTER FUNCTION TABLE(1)
(Applies to A or B Register)DXLHInputsCPX↑↑CEHLLInternalQNCLHFunctionHold DataLoad Data2629 tbl 02
OUTPUT CONTROL(1)
InternalOEHLLQXLHZLHY-Outputs52/205253ZHL2629 tbl 03
FunctionDisable OutputsEnable OutputsNOTE:
1.H = HIGH Voltage Level
L = LOW Voltage LevelX = Don’t CareNC = No Change
↑ = LOW-to-HIGH Transition
NOTE:
1.H = HIGH Voltage Level
L = LOW Voltage LevelX = Don’t Care
Z = High Impedance
ABSOLUTE MAXIMUM RATINGS(1)
SymbolRatingCommercialVTERM(2)Terminal Voltage–0.5 to +7.0with Respect toGNDVTERM(3)Terminal Voltage–0.5 towith Respect toVCC +0.5GNDTAOperating0 to +70TemperatureTBIASTemperature–55 to +125Under BiasTSTGStorage–55 to +125TemperaturePTPower Dissipation0.5IOUTDC OutputCurrentMilitary–0.5 to +7.0UnitVCAPACITANCE (TA = +25°C, f = 1.0MHz)SymbolParameter(1)CINInput CapacitanceCOUTOutput CapacitanceConditionsVIN = 0VVOUT = 0VTyp.68Max.Unit10pF12pF2640 lnk 05–0.5 toVCC +0.5–55 to +125–65 to +135–65 to +1500.5V°C°C°CWNOTE:1. This parameter is measured at characterization but not tested.–60 to +120 –60 to +120 mA2529 lnk 04NOTES:1.Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress ratingonly and functional operation of the device at these or any other condi-tions above those indicated in the operational sections of this specifica-tion is not implied. Exposure to absolute maximum rating conditions forextended periods may affect reliability. No terminal voltage may exceedVCC by +0.5V unless otherwise noted.2.Input and VCC terminals only.3.Outputs and I/O terminals only.
6.13
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = –55°C to +125°C, VCC = 5.0V ± 10%
SymbolVIHVILII HII LIOZHIOZLII VIKVHICCParameterInput HIGH LevelInput LOW LevelInput HIGH Current(4)Input LOW Current(4) High Impedance Output Current(3-State Output pins)(4)Input HIGH Current(4)Clamp Diode VoltageInput HysteresisQuiescent Power Supply CurrentVCC = Min., IIN = –18mA —Test Conditions(1)Guaranteed Logic HIGH LevelGuaranteed Logic LOW LevelVCC = Max.VCC = Max.VI = 2.7VVI = 0.5VVO = 2.7VVO = 0.5VVCC = Max., VI = VCC (Max.)Min.2.0—————————Typ.(2)———————–0.72000.01Max.—0.8±1±1±1±1±1–1.2—1UnitVVµAµAµAVmVmA2629 tbl 06
VCC = Max., VIN = GND or VCCOUTPUT DRIVE CHARACTERISTICS FOR 29FCT52T/29FCT53TSymbolVOHParameterOutput HIGH VoltageTest Conditions(1)VCC = Min.IOH = –6mA MIL.VIN = VIH or VILIOH = –8mA COM'L. IOH = –12mA MIL.IOH = –15mA COM'L.VCC = Min.IOL = 48mA MIL.VIN = VIH or VILIOL = 64mA COM'L.VCC = Max., VO = GND(3)VCC = 0V, VIN or VO ≤ 4.5VMin.2.42.0—–60—Typ.(2)3.33.00.3–120—Max.——0.55–225±1 UnitVVVmAµA2629 tbl 07
VOLIOSIOFFOutput LOW VoltageShort Circuit CurrentInput/Output Power Off Leakage(5)OUTPUT DRIVE CHARACTERISTICS FOR 29FCT2052TSymbolIODLIODHVOHVOLParameterOutput LOW CurrentOutput HIGH CurrentOutput HIGH VoltageOutput LOW VoltageTest Conditions(1)VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V(3)VCC = 5V, VIN = VIH or V IL,VOUT = 1.5V(3)VCC = Min.VIN = VIH or VILVCC = Min.VIN = VIH or VILIOH = –12mA MIL.IOH = –15mA COM'L.IOL = 12mAMin.16–162.4—Typ.(2)48–483.30.3Max.———0.50 UnitmAmAVV2629 tbl 08NOTES:
1.For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.2.Typical values are at Vcc = 5.0V, +25°C ambient.
3.Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.4.The test limit for this parameter is ±5µA at TA = –55°C.5.This parameter is guaranteed but not tested.
6.14
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICSSymbol∆ICCICCDParameterQuiescent Power Supply CurrentTTL Inputs HIGHDynamic Power Supply Current(4)Test Conditions(1)VCC = Max.VIN = 3.4V(3)VCC = Max.Outputs OpenOEA or OEB = GND One Input Toggling50% Duty CycleVCC = Max.Outputs OpenfCP = 10MHz50% Duty CycleOEA or OEB = GNDOne Bit Togglingat fi = 5MHz50% Duty CycleVCC = Max.Outputs OpenfCP = 10MHz50% Duty CycleOEA or OEB = GNDEight Bits Togglingat fi = 2.5MHz50% Duty CycleMin.——Typ.(2)0.50.15Max.2.00.25UnitmAmA/MHzVIN = VCCFCTxxxTVIN = GNDFCT2xxxTVIN = VCCFCTxxxTVIN = GNDFCT2xxxTVIN = 3.4VFCTxxxT————0.061.50.62.01.10.123.52.25.54.2mAICTotal Power Supply Current(6)VIN = GNDFCT2xxxTVIN = VCCFCTxxxTVIN = GNDFCT2xxxTVIN = 3.4VFCTxxxT————3.81.56.03.87.3(5)4.0(5)16.3(5)13.0(5)VIN = GNDFCT2xxxTNOTES:1.For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.2.Typical values are at VCC = 5.0V, +25°C ambient.
3.Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND.
4.This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5.Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.6.IC = IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ∆ICC DHNT + ICCD (fCP/2 + fiNi)ICC = Quiescent Current
∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)DH = Duty Cycle for TTL Inputs HighNT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)fi = Input Frequency
Ni = Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.
2629 tbl 096.15
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE29FCT52AT/53AT29FCT2052ATCom'l.SymboltPLHtPHLtPZHtPZLtPHZtPLZtSUtHtSUtHtWParameterPropagation DelayCPA, CPB to An, BnOutput Enable TimeOEA or OEB to An, BnOutput Disable TimeOEA or OEB to An, BnSet-up Time, HIGH or LOWAn, Bn to CPA, CPBHold Time, HIGH or LOWAn, Bn to CPA, CPBSet-up Time, HIGH or LOWCEA, CEB to CPA, CPBHold Time, HIGH or LOWCEA, CEB to CPA, CPBClock Pulse Width HIGH orLOW(3)Condition(1)CL = 50pFRL = 500ΩMin.(2)2.01.51.52.52.03.02.03.0Max.10.010.510.0—————Mil.Min.(2)2.01.51.52.52.03.02.03.0Max.11.013.010.0—————Min.(2)2.01.51.52.51.53.02.03.029FCT52BT/53BT29FCT2052BTCom'l.Max.7.58.07.5—————Mil.Min.(2)2.01.51.52.51.53.02.03.0Max.8.08.58.0—————Unitnsnsnsnsnsnsnsns2629 tbl 10
29FCT52CT/53CT29FCT2052CTCom'l.SymboltPLHtPHLtPZHtPZLtPHZtPLZtSUtHtSUtHtWParameterPropagation DelayCPA, CPB to An, BnOutput Enable TimeOEA or OEB to An, BnOutput Disable TimeOEA or OEB to An, BnSet-up Time, HIGH or LOWAn, Bn to CPA, CPBHold Time, HIGH or LOWAn, Bn to CPA, CPBSet-up Time, HIGH or LOWCEA, CEB to CPA, CPBHold Time, HIGH or LOWCEA, CEB to CPA, CPBClock Pulse Width HIGH orLOW(3)Condition(1)CL = 50pFRL = 500ΩMin.(2)2.01.51.52.51.53.02.03.0Max.6.37.06.5—————Mil.Min.(2)2.01.51.52.51.53.02.03.0Max.7.38.07.5—————Min.(2)2.01.51.51.51.02.01.03.029FCT52DTCom'l.Max.4.55.64.3—————Mil.Min.(2)————————Max.————————Unitnsnsnsnsnsnsnsns2629 tbl 11NOTES:1.See test circuit and waveforms.
2.Minimum limits are guaranteed but not tested on Propagation Delays.3.This parameter is guaranteed but not tested.
6.16
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TEST CIRCUITS AND WAVEFORMSTEST CIRCUITS FOR ALL OUTPUTS
VCC500ΩVINPulseGeneratorRTD.U.T.50pFCL2629 drw 03
SWITCH POSITIONTest7.0V
SwitchOpen DrainDisable LowEnable LowAll Other TestsClosedOpenVOUT500Ω2629 lnk 12DEFINITIONS:CL=Load capacitance: includes jig and probe capacitance.
RT =Termination resistance: should be equal to ZOUT of the Pulse
Generator.
SET-UP, HOLD AND RELEASE TIMESPULSE WIDTH
DATAINPUT
TIMING INPUTASYNCHRONOUS CONTROLPRESETCLEARETC.
SYNCHRONOUS CONTROLPRESETCLEAR
CLOCK ENABLE
ETC.
tSUtHtREM3V1.5V0V3V1.5V0V3V1.5V0V3V1.5V0V
2629 drw 04
LOW-HIGH-LOWPULSEtWHIGH-LOW-HIGHPULSE1.5V
1.5V
2629 drw 05
tSUtHPROPAGATION DELAY
ENABLE
SAME PHASEINPUT TRANSITION
tPLHOUTPUT
tPLHOPPOSITE PHASEINPUT TRANSITION
tPHLtPHL3V1.5V0VVOH1.5VVOL3V1.5V0V
2629 drw 06
DISABLE
3V1.5V
CONTROLINPUTtPZLOUTPUTNORMALLYLOWOUTPUTNORMALLYHIGHSWITCHCLOSEDtPZHSWITCHOPEN1.5V0V3.5V1.5VtPHZ0.3VtPLZ0.3V0V3.5VVOLVOH0V
2629 drw 07
NOTES:
1.Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2.Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns
6.17
元器件交易网www.cecb2b.com
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CTFAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
XX29FCTXFamilyXXDevice TypeXXPackageXProcessTemp. RangeBlankBPDELSOPYQ52AT53AT52BT53BT52CT53CT52DTBlank205474Commercial MIL-STD-883, Class BPlastic DIPCERDIPCERPACKLeadless Chip CarrierSmall Outline ICShrink Small Outline PackageQuarter-size Small Outline PackageNon-inverting Octal Registered TransceiverInverting Octal Registered TransceiverHigh DriveBalanced Drive–55°C to +125°C0°C to +70°C2629 drw 086.18
因篇幅问题不能全部显示，请点此查看更多更全内容